Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Novice
170 Views

I am working with Acceleration Stack Version 1.1 . How to change the frequency(uClk_usr uClk_usrDiv2) on the board? Does the uClk_userDiv2 have to be at half of uClk_user? I want uClk_usr to be 300M,and uClk_usrDiv2 to be 150M. what can i do ?

ug-afu-dev-v1-1.pngTimeQuest_timing_analyzer.pngsignaltap.pngflow_message.pngchange_sdc.pngchange_json.png

0 Kudos
2 Replies
Highlighted
89 Views

Hi,

 

Please read the 5.3.2.1.7. Specify AFU User Clock Timing

Section in our Accelerator Functional Unit Developer’s Guide for Intel FPGA Programmable Acceleration Card:

https://www.intel.com/content/www/us/en/programmable/documentation/bfr1522087299048.html

 

Let me know if there is further questions.

0 Kudos
Highlighted
Novice
89 Views

Hi,

 I am working with DCP 1.1, not 1.2 or 2.0.1

 So this guide is not suitable for me.

 Please read the pictures in my attachment.

DCP_1.1.png

0 Kudos