Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
426 Discussions

NIOS II memory to access from hardware block

AnushaManoj
Beginner
295 Views

Hello all,

 

I have a question regarding NIOS II processor. I have some situation where I have to send some allocated memory (By NIOS II software running on it) data to the hardware processing block. I am using on-chip memory as of now as the memory for NIOS II memory.

To get my work done I am thinking that, if I connect another Avalon Master port from my hardware block to the on-chip memory slave port, and then send the start of the memory address I want to copy, to the hardware block(maybe from custom instruction).  Then the hardware block would read and write directly from on-chip memory. (Making sure that there are no concurrent access to the same memory locations)
Is there any complications doing this? have anyone tried this before?

0 Kudos
3 Replies
EricMunYew_C_Intel
Moderator
277 Views

Hi, Manoj


You may consider the mSGDMA IP, you may refer to page 325 of below document:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf


Thanks.


Eric


EricMunYew_C_Intel
Moderator
264 Views

Hi, Manoj


Do you have any inquiry ?


Thanks.


Eric


AnushaManoj
Beginner
241 Views

Hi Eric,

 

Thank you for your kind reply and apologies for the delay. I have managed this through memcpy function in C and attaching a RAM module via avaoln memory-mapped bus.

DMA was a bit enefficient for mycase because the amount of data transfered is not big, so initiating DMA takes more time.

Reply