Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
424 Discussions

Reference/Example software (C/C++-codes) for NIOSII processor which is interfaced with intel MDIO IP

Matt1
Beginner
402 Views

I am trying to configure an Ethernet PHY using MDIO .

The MDIO lines of the Ethernet PHY is be connected to the intel MDIO IP in FPGA similar to the connection available in cyclone V GT evaluation board.

in my design the intel MDIO IP is connected to a NIOSII soft processor and external PHY.

Is it possible to get some reference/Example software(C/C++-codes) available for the NIOSII soft processor to make it work in the above scenario ?

0 Kudos
3 Replies
SengKok_L_Intel
Moderator
168 Views

Hi,

 

Probably you can refer to the user guide below, table 50 for the register map of MDIO.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf

 

Besides, you can use the IORD or IOWR IO macro to configure those register. Please refer to the handbook below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/nios2/n2sw_nii5v2.pdf

 

 

Regards -SK

Matt1
Beginner
168 Views

hello Lim,

Thanks for the support.

I am a bit confused with the registers address especially offset registers address;0x20 and 0x21.

should I need to use the offset Register address or the byte address?

SengKok_L_Intel
Moderator
168 Views

If​ you use the IORD or IOWR macro, you can use the offset registers address.

 

Regards -SK

Reply