Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
422 Discussions

What happens to global memory bandwidth when Multiple OpenCL kernels read and write to DRAM simultaneously?




I have a basic question about how opencl compiler handles global memory access across different opencl kernels.


For eg:-

__kernel input1( __global int *r1 ) {




__kernel input2(__global char*r2) {




__kernel output(__global short *r3) {




When I launch the above three kernels parallely, does the memory bandwidth gets shared equally or does it depend on how many memory access? Does it depend on the size of the data type?


In general, what is the maximum number of read and write ports froim FPGA to Global memory?


0 Kudos
0 Replies