Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
426 Discussions

What is the total external memory bandwidth of Stratix 10 MX?

RRaja2
Beginner
671 Views

What is the total external memory bandwidth of a device like stratix 10 MX? Is it dependent of number of GPIO pins or something else? Like stratix 10 mx has somewhere around 600 GPIO pins, so does it mean that we can bring 600 bits of data in one clock or is the bandwidth dependent on something like transceiver tile?

0 Kudos
2 Replies
BoonT_Intel
Moderator
199 Views

Hi Sir,

Are you asking for external memory solution like DDR4?

If for external memory solutions, then it is depend on the device package that you wish to use. The largest device are support up to 4x72bits interface.

You may use the EMIF device selector to determine which package that you need to support your desire bandwidth.

*You mentioned 600 I/O for your target device, but not all IO pin can use to build the data bits of the external memory. You may see EMIF UG for details about EMIF architecture.

 

If you are referring to HBM2 solutions, it is support up to 512GBps bandwidth in single package.

Please refer to this document for HMB2 introduction.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01264-stratix10mx-dev...

 

RRaja2
Beginner
199 Views

Thanks .... that selector was what i was looking for.

 

Reply