- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As from our study, we need support on few technical clarification on Intel Atom® x6000E Series (Datasheet, Volume 1) as given below.
LPC interface support – Our design has requirement for dedicated LPC interface similar to E640T.
The given Intel Atom® x6000E Series (Datasheet, Volume 1) does not explicitly discuss about LPC interface separately. But It has the eSPI controller that mentions it will duplicates the legacy LPC PCI Configuration space registers.
following is the signal description eSPI from data sheet of x6000E series (ESPI_IO[3:0], ESPI_CLK, ESPI_CS[3:0]_N, ESPI_RST0_N, ESPI_ALERT[3:0]_N).
But it looks completely differ from LPC interface in E-Series processors (LPC_AD[3:0], LPC_FRAME, LPC_SERIRQ,LPC_CLKRUN and LPC_CLK[1:0]). So please confirm is there any processor of x6000E Series supports LPC interface or eSPI interface can be used as LPC interface functionality?
SDVO interface support – Our design has requirement of SDVO interface.
We would like to know does x6000E Series supports SDVO interface to support graphics output.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello @irshath,
Thank you for contacting Intel Embedded Community.
Regarding LPC, you may check the document #610273 that works for the entire family.
In chapter 19, it mentions that eSPI provides LPC compatible host access method through its channel 0 and thus the PCI configuration access is the same.
In chapter 19.5 eSPI IO & Memory Range Decode Configuration for how to configure the eSPI.
And regarding SDVO, Intel stopped supporting the port that the SDVO used since a long time ago.
Best regards,
@Diego_INTEL
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello @Diego_INTEL,
Thanks for your response can you please share the link to find the document number #610273 you have mentioned in the response as from my side I have searched and I couldn't find.
regards
Irshath
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello @irshath,
You will need a Premier account to get access to the document or go to any Intel distributor partner near your zone and ask to an Intel Sales representative to help you with this document.
Best regards,
@Diego_INTEL
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Diego!
Taking advantage of the topic about LPC interface...
I would like, if possible, to know if the LPC_FRAME# and ESPI_CS# functionality are the same, could you help me?
I'm recording data on an ENE KB9052Q Chip, and this LPC_FRAME# signal needs to be grounded.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello @Selmar,
Thank you for contacting Intel Embedded Community.
Maybe you can check the ECE1200 - eSPI to LPC Bridge datasheet.
While the eSPI_CS# is used for chip select.
Checking document #562633 - Enhanced Serial Peripheral Interface (eSPI) Compatibility Specification for 2017-2025 Client, Desktop and Server Platforms:
They share the same pin.
Best regards,
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page