Embedded Intel® Core™ Processors
Communicate Intel® Core™ Hardware, Software, Firmware, Graphics Concerns
1254 Discussions

PCI Express 'No Snoop Enable' and cacheable/non-cacheable regions

CGard3
Beginner
‎10-10-2011 03:34 PM
2,952 Views

Hi,

what would happen if a PCI Express packet is sent to memory with the "No Snoop" attribute set in the header but the target memory region is cacheable and indeed cached in at least one core.

Is this calling for disaster or is "No Snoop" just a fast write back path without actually disabling cache coherency checks? (e.g. invalidate occurs parallel to memory write)

Thanks,

Charles

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.