- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Intel guys, I'm tring to power on a board with TGL UP3 processor(S-SPEC=SRK08), this board design is based on intel reference design(RDC#: 626256), during power on process, we encounter some problems, could you kindly help to give me a favor ?
The problems list as below:
1. some board can not generate 38.4M clock, I want to know the condition to generate this clock;
2. when CPU recieve the input signal VCCST_PWRGD, what does the CPU do with PMIC
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, @SXL:
Thank you for contacting Intel Embedded Community.
Could you please let us know if the affected design has been verified by Intel?
We are waiting for your clarification.
Best regards,
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi CarlosAM,
Actually, I don't know whether the reference design (RDC#: 626256) is verified by intel or not, could you help to confirm?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, @SXL:
Thanks for your reply.
You should follow the steps stated in the following website to fully verify the schematics and layout of your design:
https://edc.intel.com/Tools/Design-Review/Default.aspx
Best regards,
![](/skins/images/C4F7392A5C68ACA60290C9576F107044/responsive_peak/images/icon_anonymous_message.png)
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page