Embedded Server
Consolidate Considerations of Intel® Xeon and Atom server Hardware, Firmware, Software, and Tools
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
306 Discussions

DDR4 SDRAM Memory test failure

MSelv2
Beginner
1,310 Views

We have designed a custom board based on xeon D1559 processor. We used on board DDR4 memory chip of 8Gb(512*16 configuration). The memory per channnel is 4GB (1GB * 4 chips).

We prepared the SPD binary and provided it as memory down configuration. We are using the Grangeville fsp package (BDXDE_FSP_MR_002_RC5_20161115). 

While the system boots up, the memory test failed. Our memory is in x16 configuration but the current code seems to test memory in x8 configuration. I have attached the debug log for reference.

Please let us know if any specific changes are required in MRC or in SPD to detect the memory successfully.

 

0 Kudos
1 Reply
CarlosAM_INTEL
Moderator
1,109 Views

Hello, @MSelv2​:

 

Thank you for contacting Intel Embedded Community.

 

The Intel(R) Firmware Support Package [Intel® FSP] consultations should be addressed to the channels listed at the following website:

 

https://github.com/IntelFsp/FSP/issues

 

Best regards,

@Mæcenas_INTEL​.

0 Kudos
Reply