Hello,
I would like to know the Packet timestamp sampling latency of X550 controller at different link spped.
For example in the i210 datasheet in the section 7.8.3.1 (Capture Time Stamp Mechanism) there is a table summarizing the packet timestamp sampling latency of the i210 controller.
In the X550 datasheet section 7.7.3.2 (Time Stamping Mechanism) this information is missing.
Please help find this information for the X550 controller.
Regards
Yacine
Link Copied
Hi Yacine,
Thank you for the post. I will need to check on your inquiry. Let me get back to you when the information is available.
Rgds,
wb
Hi Yacine,
Please be informed we are still checking and investigating your concern on X550. I will update you once there is any finding.
rgds,
wb
Hi Yacine,
Good day. Further checking currently we do not have the information.
If you would like to work with your Intel sales representative, they
might have some more option depend on the size of the sales for further validation.
Hope the above clarified.
Thanks,
wb
For more complete information about compiler optimizations, see our Optimization Notice.