Ethernet Products
Intel® Ethernet products and technologies
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.
3969 Discussions

using the hps phy via loanios from fpga (de10-nano-soc)

Altera_Forum
Honored Contributor II
877 Views

Hi everybody, 

 

I'm currently struggling to access the hps ethernet phy from fpga. I followed this (http://www.alterawiki.com/wiki/file:hpsio_demo.qar) example.  

I need to configure the phy (http://ww1.microchip.com/downloads/en/devicedoc/00002117f.pdf) using the mdio and mdc pins. However, when i mux the loanio  

pins in qsys: 

https://alteraforum.com/forum/attachment.php?attachmentid=14445&stc=1  

And try to assign my 50MHz clock to them from my toplevel: 

https://alteraforum.com/forum/attachment.php?attachmentid=14446&stc=1  

When probing the phy pins using an oscilloscope, I do not see my 50Mhz clock as routed  

in the toplevel. On the contrary I see regular mdio accesses from somewhere. 

 

What am I doing wrong? 

 

EDIT: SOLVED! you need to generate preloader using bsp-editor, then use alt-boot-disk-util to flash to sd card
0 Kudos
0 Replies
Reply