FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5921 Discussions

ALTPLL settings trouble on MAX10

wheelie
Beginner
167 Views
Trying to generate single 96MHz uncompensated output from a 25MHz reference. When using the parameter editor, closest it will get me is 96.022727MHz. I would think that N=5, M=192, and C=10 would do the trick, giving a VCO frequency of 960MHz. However cannot figure how to enter that as only gives 1 input each for a multiplier and divider. What am I doing wrong? Thanks in advance
0 Kudos
2 Replies
Ash_R_Intel
Employee
102 Views

Hi,

You are not doing anything wrong in the settings, but somehow for this frequency 96MHz, the tool chooses the M, N and C values on its own which slightly deviates from the exact requested one. If you need the exact number, you may try cascading the PLLs and see if some settings match your requirements.

Meanwhile I will check with the tool team on this behavior.


Regards.


Ash_R_Intel
Employee
64 Views

Hi,

Received an response from internal team that this is expected behavior of the tool. It calculates the optimum values of M, N and C.


Regards.


Reply