FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

About CycloneV ddr2 hard uniphy ip core

Altera_Forum
Honored Contributor II
752 Views

ddr2 bands=270Mhz x 16 x2,we uses four 32bit ports at 60Mhz, Could the four ports work simultaneously and the data in each port be transferred continuously?

0 Kudos
0 Replies
Reply