FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
6162 Discussions

About CycloneV ddr2 hard uniphy ip core

Altera_Forum
Honored Contributor II
‎02-02-2015 07:05 AM
775 Views

ddr2 bands=270Mhz x 16 x2，we uses four 32bit ports at 60Mhz, Could the four ports work simultaneously and the data in each port be transferred continuously?

0 Kudos

Link Copied

0 Replies
Reply

For more complete information about compiler optimizations, see our Optimization Notice.