FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

About lvds serdes application

lambert_yu
Beginner
216 Views

Hi all,

  I face one problem, now I need use lvds serdes to do one transmitter, I need to get one dedicated  clk for IO_PLL (I need external pll mode) from another bank due to the pin assignment for data lane and clock lane assignment at current bank. So I run the I/O assignment analysis in the pin planner, there is always one LVDS_CLK_TREE error, which means that this solution can not complete. 

    About above the problem, I found that the lvds serdes ip can droven by the IO_PLL from its adjacent bank, so I do not know what happens, could someone give me some advice?

 FPGA : 10ax115n2f45e1sg

 quartus pro : 16.0

Brs,

Lambert

0 Kudos
2 Replies
AminT_Intel
Employee
204 Views

Hello Lambert,

 

Can you share me what error did you receive?

 

Thanks

AminT_Intel
Employee
156 Views

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Reply