FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

About the PLL frequency of Cyclone 10 LP

M_Goto
Beginner
241 Views

Please tell me the frequency of the clock generated by the PLL when there is no reference clock source.

 

best regard

0 Kudos
1 Solution
Ash_R_Intel
Employee
229 Views

Hi,

The PLL looses its lock in the absence of input clock. Hence there will be no clock generated under this condition.


Regards.


View solution in original post

1 Reply
Ash_R_Intel
Employee
230 Views

Hi,

The PLL looses its lock in the absence of input clock. Hence there will be no clock generated under this condition.


Regards.


Reply