FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6667 Discussions

About the PLL frequency of Cyclone 10 LP

M_Goto
Beginner
627 Views

Please tell me the frequency of the clock generated by the PLL when there is no reference clock source.

 

best regard

0 Kudos
1 Solution
Ash_R_Intel
Employee
615 Views

Hi,

The PLL looses its lock in the absence of input clock. Hence there will be no clock generated under this condition.


Regards.


View solution in original post

0 Kudos
1 Reply
Ash_R_Intel
Employee
616 Views

Hi,

The PLL looses its lock in the absence of input clock. Hence there will be no clock generated under this condition.


Regards.


0 Kudos
Reply