FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

About timing of signal BUSY in Altera ASMI Parallel IP Core

pwiln
Novice
991 Views

​In user guide of ASMI Parallel IP core (document UG-ALT1005  2018.05.15)

In figure 9  : Fast Reading Multiple-Byte

signal Busy goes to '1' on rising edge of clkin and back to '0' on falling edge of clkin  .

generally the same phase of the  clock cause change on signal ?

In figure 19 : command  4BYTEADDREN

signal Busy goes to '1' on rising edge of clkin and back to '0' on rising edge of clkin  .

 I need to know on which phase of clkin  signal busy change in order to know which phase of clkin to use in my logic  for sampling the signal busy ?

0 Kudos
1 Reply
ShafiqY_Intel
Employee
119 Views

Hi,

 

You can use both of these condition.

However, my strongly recommendation for sampling the busy signal is Busy signal goes to '1' on rising edge of clkin and Busy signal goes to '0' on falling edge of clkin.

In addition, when the busy signal goes to ‘0’, please allow two clock cycles before sending a new signal.

 

Thanks.😉 😉

Reply