- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
TSE IP. accessing rx_frm_type[3:0] signals (Avalon ST receive interface) from verilog?
All the documentation indicates the signals are there (full TSE w/FIFO's) and although not acessible in QSYS they exist. However try as I might I cannot seem to get my verilog monitor.v component to connect to these signals. In my application, I must monitor and act on Frame types in realtime. I.e. VLAN frame decoding, broadcast/multicast filtering, etc. I can't see what I am missing. :confused: Please help!Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page