FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Accumulator in dsp builder

Altera_Forum
Honored Contributor II
1,500 Views

Hi i was wondering if there is an accumulator in the standard blockset of DSP Builder. if not, how do i make it? 

 

thank you
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
88 Views

The Altera DSP Builder does not provide a accumulator. But you can easily build one with an adder and a register.

Altera_Forum
Honored Contributor II
88 Views

There's a Multiply Accumulate block in the arithmetic library. You could wire the b input to a constant 1 so that it just does simple accumulation, but that might use up a DSP. It's possible that if you set "Use Dedicated Multiplier Circuitry" to NO, that Quartus might optimise away the multiply. You'd really have to see for yourself if that works. 

 

The other option would be to add a Pipelined adder, set its latency to one and feed its output into one of the inputs. Again this block is in the artithmetic library.
Altera_Forum
Honored Contributor II
88 Views

ok thank you

Reply