FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
6064 Discussions

Altera IP megawizard plug-in manager....

Altera_Forum
Honored Contributor II
848 Views

Hi  

 

Anyone aware of these terms... 

 

1. Descriptor RAM 

2. True Dual Port SRAM based FIFO 

 

those are primities from Xilinx coregenerator, I need to generate the same using Altera Megawizard plug-in manager. Is there any alteranative names for Altera? 

 

Thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
121 Views

1) Not aware of an Altera block describing itself as descriptor memory 

2) The megawizard will do this if you select "memory compiler" then FIFO; then on page 3 ensure you select "No, synchronize reading and writing to 'rdclk' and 'wrclk' respectively" and then tell it whether the clocks are related or not. 

 

Alternatively, the old primitive dcfifo will do what you want.
Reply