FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Annoying Problems(need help)

Altera_Forum
Honored Contributor II
‎04-06-2009 01:57 AM
1,187 Views

yesterday,i customized my own IP core in sopc builder, then added it to my system(cpu+sdarm+flash+jtag+1st own IP), and it ran well in the nios ide. 

 

The problem is when i added the 2nd own ip(same as the 1st own ip) to my system(cpu+sdarm+flash+jtag+1st own IP+2nd own ip), only the 1st own ip ran well in the nios ide, while the 2nd own ip had no response. 

 

Dose anyboby has the same experience on this kind of problem? 

 

thanks for any help!
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎04-06-2009 02:02 AM
529 Views

No, they should both work if they're being accessed properly.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-06-2009 02:21 AM
529 Views

thank you ,but i use the same method( in Nios IDE) to control these these two IP, only the 1st one works properly, i really have no idea why, i was wondering if there is sth wrong with their base_address in sopc builder

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-14-2009 01:50 AM
529 Views

It would be great if you could provide a screenshot of your system in SOPC builder.  

As long as you got the base addresses right, you should be able to talk to either one of them.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.