FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5946 Discussions

Avalon-ST Serial Peripheral Interface, stsinkready won't go high

Altera_Forum
Honored Contributor II
1,176 Views

Hi everyone, 

 

I have some unexpected troubles using the simple Avalon-ST Serial Peripheral Interface Core in my design. The problem is as simple as that stsinkready won't go high, so my whole design just waits for it to send out some data via SPI. I cant figure out the reason. stsinkvalid is low, nreset is high and I perform a reset at powerup. 

 

Did I get the idea behind the Avalon streaming interface wrong? 

 

I hope there is a simple and quick solution ;)
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
146 Views

could you give more insights to your system and the setup for the IP?

Altera_Forum
Honored Contributor II
146 Views

I switched over to a different free SPI Slave Core I found on the Internet, that works fine now. 

I noticed, that MISO was an INOUT signal in the Altera Core, but I declared it as a simple OUT in my top level entity. Maybe this was the Problem. Anyway, I've no need to change my design back to the Altera Core and try it, as my main focus was getting a quick solution which I found now.
Reply