FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions


Honored Contributor I



I am amit. 

I am first time using the FFT core in Buffered Burst mode of I/O data flow. 

i am performing FFT at 30 MHz. my input data is avaliable only for 34.786 micro sec. and after 5.9 micro sec data again will be available. means for 5.9 micro sec no data will be present at the input. i am takng 1024 point FFT and within 34.1 microsec i have 1024 sample. but for next 5.9 micro sec no sample will be present. 

my problem is that copmlete cycle of sink_ready takes the 43.894 microsec and input data of fft start after enery 40 micro sec. so input data and sink_ready is not synchronize, 

is there any other way to contro or to reduce or increase the time when the sink_ready is low. except by reducing the clock rate. 

buffeered burst mode of operartion is right or wrong. 

please help me if there is any other way to full fill my requirement.  


i am using quartus ver. 9.0, and arriaII gx fpga for development. 



i have also try the stremming mode but there source_error indicate the 1 means Sink_SOP is not propper. there there is gap between sink_eop and sink_sop because of 5.9 microsec where input data is not pressent. 


plese help me. 

with regard 

0 Kudos
0 Replies