FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6376 Discussions

CXL type 3 m2s_req and m2s_rwd message access?

brian1211
Novice
524 Views

Trying to use the R-Tile Intel FPGA IP for Compute Express Link (CXL) in the type 3 configuration and need to be able to interface at the the .mem interface, not use the AMM interface provided.  Is this possible?  Having access to the 2nd hierarchy of the example design (currently encrypted) would give us access to the signals we need. 

0 Kudos
1 Solution
JonWay_C_Intel
Employee
423 Views

Hi, as discussed in the meeting, the QHIP IP is expected to be available in the next release which exposes the memory interface.


View solution in original post

0 Kudos
1 Reply
JonWay_C_Intel
Employee
424 Views

Hi, as discussed in the meeting, the QHIP IP is expected to be available in the next release which exposes the memory interface.


0 Kudos
Reply