CXL type 3 m2s_req and m2s_rwd message access?

[brian1211]

Trying to use the R-Tile Intel FPGA IP for Compute Express Link (CXL) in the type 3 configuration and need to be able to interface at the the .mem interface, not use the AMM interface provided.  Is this possible?  Having access to the 2nd hierarchy of the example design (currently encrypted) would give us access to the signals we need. 

[JonWay_C_Intel · Accepted solution]

Hi, as discussed in the meeting, the QHIP IP is expected to be available in the next release which exposes the memory interface.