FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Clock as input

Altera_Forum
Honored Contributor II
1,120 Views

Hi all, 

How can I connect to mux for instance clock or devivded clock. 

Thank you in advance. 

Yan
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
170 Views

Hey there,  

 

I would like to help, but am not entirely sure what you are referring to... DSP Builder provides the user with derived clock block and PLL clock block... both can be used in multi-rate design... If this doesn't answer your question, perhaps you can try posting a sample DSP Builder design and we can help you take a look at it?
Altera_Forum
Honored Contributor II
170 Views

Hi wronghorizon, 

Thanks for help. 

I need to feed mux with clock from clock diveder i.e. to provides pulse with freq 10/clock to mux input selector. 

Attached pls find snapshot of model. 

Thank you in advance. 

Yan
Altera_Forum
Honored Contributor II
170 Views

Hi, Yan, 

 

You don't really have access to the clock signals in DSP Builder. Therefore, you won't be able to connect your MUX to the derived clock block. 

 

Instead, you have to derive the signal yourself... Possibly some sort of counter...
Altera_Forum
Honored Contributor II
170 Views

Hi wronghorizon, 

I did so. 

Thank you again. 

Yan
Reply