FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Clocked Video Input bug?

Altera_Forum
Honored Contributor II
‎05-13-2010 08:48 AM
1,033 Views

I am pretty sure that Clocked Video Input does not handle prperly the output data streaming from the ADV 7181 if the input is a PAL input. 

 

I use the Audio and Video config from the university program to configure via I2C the ADV.  

 

It's a problem of the CVI or of the video converter? or the universisty program module? 

 

using NTSC source it works properly. And very good, at (almost) any framerate I've tried to handle.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.