FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

Confusion with Altera Soft LVDS Parameters- PLL setting

PBHAN5
Beginner
161 Views

Hi,

I'm trying to use Altera Soft LVDS IP core in TX mode with internal PLL. I'm confused with the parameter Data Rate, under PLL setting. Is it the data rate of incoming parallel data to the LVDS or output data rate of serial data going out of LVDS?

as per the LVDS userguide https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_lvds.pdf

page 46 table 12 it Specifies the data rate going out of the PLL. please enlighten me.

 

Thank You very much

 

 

0 Kudos
2 Replies
Rahul_S_Intel1
Employee
105 Views

Hi ,

The data rate is specified for the IO pins ,

kindly find the data rate specification in data sheet from table no;36

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_datasheet.pdf

Rahul_S_Intel1
Employee
105 Views

Hi ,

Let me know if you need further assistance.

Reply