Cyclone v native transceiver IP -data corrupted issue

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Cyclone v native transceiver IP -data corrupted issue

230 Views

Hi,

I'm using cyclone v series native phy transceiver IP which is interface with SFP+fiber optic cable.I'm using standard PCS,basic PCS protocol mode,interface width is 10,not using 8b/10b encoding and decoding,not using byte serializer/deserializer,PMA data rate is 1000Mbps.My logic is working fine when i don't have transceiver IP.But when i adding IP ,data is being corrupted.i attach all configuration detail snap and wire connections.Any help would be appreciable!!!Thank you!!!

379 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.