FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5919 Discussions

DDR HP Controller with Bursts

Altera_Forum
Honored Contributor II
805 Views

Hello All, 

 

Having an application with NIOSII, DDR HP Controller and others, all are running the same ddr_sysclk at 133MHz. Using Quartus8.1, CycloneIII and the basic application works with single accesses to DDR. Now we are trying to use the DDR burst capability in order to get over the Latency time. We'we tried a Avalon Pipline Bridge with bursts enabled with no success, the reads and writes to succesive addresses are still dispatched as single accesses. Does anybody have expirience in using bursts???? Our DDR is a single 16 bit device and all accesses from NIOS are 32bit.  

 

Thanks 

MKopo
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
95 Views

The NIOS will only perform bursting when 

1 - Bursting is enabled on its bus masters 

2 - Data access is performed via the cache. 

 

The pipeline bridge will only add latency. If you don't need it to meet timing requirements, remove it. 

 

Jake
Altera_Forum
Honored Contributor II
95 Views

use Q9.1. The new HPCII controller will group transactions to create bursts automatically, so there is no need to enable bursts on the processor or sopc builder side. 

 

--dalon
Reply