- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Dear,
I am studying the DDR&DDR2 Controller IP. Could you please explain me the following issue: - In parameter setting phase, I set Burst Length = 4. So, when controlling the IP, I can use local_size = 1 or 2. - In case of local_size = 1. + DDR supports Burst Terminate(BT) command; so after two write/read cycles, command BT is issued to the memory + DDR2 does not BT command. How does the IP stop the burst write/read? Can we use loca_size = 1 in this case? Thanks!Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Your questions seem to me related to a full rate design with 1:2 multiplexing. I would expect, that the controller core is performing dummy read respectively partial write cycles to fill the burst length. DM must be connected to allow this, however.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page