FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6565 Discussions

DDR2 fitter error in quartus 9.1

Altera_Forum
Honored Contributor II
1,265 Views

i am getting the below error when i try to run fitter, my design uses DDR2 controller 

 

 

Error: Too Few items in collection (0) for list write_clock_id 

while executing 

"error "Too Few items in collection ($i) for list $vlist"" 

(procedure "sett_collection" line 14) 

invoked from within 

"sett_collection write_clock_id [get_pins -compatibility_mode $write_clock_pattern]" 

(procedure "add_requirements_for_instance" line 378) 

invoked from within 

"add_requirements_for_instance $corename $inst t board ISI $ddr2_sdram_data_phy_use_flexible_timing" 

("foreach" body line 3) 

invoked from within 

"foreach inst $instance_list { 

post_sdc_message info "Adding SDC requirements for $corename instance $inst" 

add_requirements_for_instance $corename $..." 

(file "ddr2_sdram_data_phy_ddr_timing.sdc" line 653)
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
338 Views

I'm getting the same error... do you have the answer? 

 

Thanks
0 Kudos
Altera_Forum
Honored Contributor II
338 Views

no i am not able to remove the error in quartus 9.1, insted i used subscribtion edition(30 day free) to compile my ddr2 deisgn in arria ii. 

 

bhupesh
0 Kudos
Altera_Forum
Honored Contributor II
338 Views

I remember seeing a similar error. Try copying the following TCL files into the build directory(Where the QPF file is located). 

<Project name>_phy_autodetectedpins.tcl 

<Project name>_Controller_phy_ddr_pins.tcl 

<Project name>_Controller_phy_ddr_timing.tcl 

<Project name>_Controller_phy_report_timing_core.tcl 

 

I think this will get rid of the errors. 

 

Kumaran
0 Kudos
Reply