FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5741 Discussions

DE4 DMA read/write performance via PCIe

Altera_Forum
Honored Contributor I
793 Views

Hi all,  

 

I have modified the design in Using PCI Express on DE4 boards tutorial to test the performance of DMA Reads/Writes. What I did is simply replace the nios II processor and onchip memory to a FIFO with avalon MM slave interface. However, the speed I got is relatively low compared to the one mentioned in the PCIe High performance reference design (only about 100MB/s read/write for gen1 x4 compared to 875MB/s read and 890MB/s write).  

 

I am wondering if anyone has done a similar testing as well and how's your performance? Could I have a look at your design and code if possible? Thanks. 

 

Ting
0 Kudos
0 Replies
Reply