DE4 DMA read/write performance via PCIe

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DE4 DMA read/write performance via PCIe

1,032 Views

Hi all,

I have modified the design in Using PCI Express on DE4 boards tutorial to test the performance of DMA Reads/Writes. What I did is simply replace the nios II processor and onchip memory to a FIFO with avalon MM slave interface. However, the speed I got is relatively low compared to the one mentioned in the PCIe High performance reference design (only about 100MB/s read/write for gen1 x4 compared to 875MB/s read and 890MB/s write).

I am wondering if anyone has done a similar testing as well and how's your performance? Could I have a look at your design and code if possible? Thanks.

Ting

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.