- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Today I'm using an Intel Arria 10 Hard IP for PCIe. With Avalon-MM DMA.
No control register (CRA) enabled
No internal descriptor controller
No burst capability for RXM BAR2
No tags enabled.
I have to move to an Agilex 5 design but keep the software interface identical.
I cannot find a DMA controller with similar simple interfaces as with Arria 10.
No scatter gather. Writing the descriptor directly to the DMA controller.
Using Bar0 to acces local registers with an MM interface not the PCie or DMA controller.
Is there a DMA core that adapts to the Agiles PCIe core with these features?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
You may already notice that PCIe example designs starting from Agilex7 are no more using AVMM. This is for performance efficiency purpose. Then Agilex5 starts using AXI-ST rather than AVST. Due to these changes and added features, it's difficult to keep the DMA module in its original form. Altera suggests using mSGDMA for performance design like DMA.
Regards,
Rong

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page