FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

DSP builder Fatal Error

Altera_Forum
Honored Contributor II
1,045 Views

I tried to import an HDL in simulink, but an error message pops up and says "error generating simulation model" and the Matlab workspace shows the message: "DSP Builder Fatal Error: decision_1: Expected module port name identifier" 

 

Could anyone tell me what that means? Thanks in advance...  

 

P.S. This is my first experience with Quartus-VHDL-DSPBuilder, so my knowledge is very limited :)
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
98 Views

Have you checked whether your VHDL file compiles with Quartus without using DSP Builder? If Quartus can't understand it, then neither can DSP Builder.

Altera_Forum
Honored Contributor II
98 Views

Hi dabuk, 

 

yes, compilation and synthesis are succesful in Quartus, actually also in simulation the design seems to be ok. The problem occur only when I try to import the project to Simulink.  

I thought that the problem was the number of input ports, so I reduced it, but the problem persists...
Altera_Forum
Honored Contributor II
98 Views

What is 'decision_1'? is it the name of a port, or a particular block in the design?

Altera_Forum
Honored Contributor II
98 Views

Hi sharkster, 

 

'decision_1' is the name of the project I tried to import...
Reply