- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am using A10 DDR4 EMIF IP for Read and Write data
Memory formet chosen : LRDIMM
I have attached the document for whole IP settings for reference.
Issue setting Screen short
While using RCD 137th byte as 65 Read/ Write is not always stable and sometimes fails.
I have changed the value to 75 as mentioned in micron web site. Device Link and same bord is working and stable.
Now, i want to understand what happens internally to HW which makes the board works, so that it will helpful for me to close the issue related to this EMIF settings.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
The SPD data must be came from the DIMM vendor.
We cannot customise the value as it's the memory spec.
I think the drive strength will help to gain more margin to drive the signal.
Regards,
Adzim
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As we do not receive any response from you on the previous reply that we have provided, I now transition this thread to community support. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page