FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Errors when fitting qdr2 controller magacore into Stratixiv

Altera_Forum
Honored Contributor II
‎03-14-2012 09:58 AM
1,144 Views

Hi, I have problems when compiling my design with the qdr2 controller magacore.  

The errors are related to the OCT calibration block and the pin assignments, such as:  

 

Error (169168): Can't place qdr2top0_bwsn[0] with OCT calibration block XXX...XXX|altera_mem_if_oct_stratixiv:oct0|sd1a_0 in I/O Bank 8B because it already has pins driven by OCT calibration block termination_blk0 

 

Error (169168): Can't place qdr2top0_bwsn[1] with OCT calibration block XXX...XXX|altera_mem_if_oct_stratixiv:oct0|sd1a_0 in I/O Bank 8B because it already has pins driven by OCT calibration block termination_blk0 

 

Error (169168): Can't place qdr2top0_d[0] with OCT calibration block XXX...XXX|altera_mem_if_oct_stratixiv:oct0|sd1a_0 in I/O Bank 8B because it already has pins driven by OCT calibration block termination_blk0 

 

... ... 

 

 

Thanks!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.