FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6511 Discussions

FFT IP Latency and obtaining unknown output data at first packet

weihungchew
Beginner
612 Views

This is streaming FFT IP parameters. The calculation latency and throughput latency are 1024 cycles. 

 weihungchew_0-1666893593493.png

As shown in screenshot below, one period of input sine wave is 1024 clock cycles. Could you explain the calculation latency and throughput latency in my case? When the output will be available? I am not sure about the definition of these latency. 

During the first packet of the output, the values of source_real, source_imag, and source_exp are 'x'. Why is the first packet of output data missing?

weihungchew_1-1666894155300.png

 

0 Kudos
2 Replies
Kshitij_Intel
Employee
573 Views

Hi,


Please refer below link for FFT Latency Calculation. It consists the waveform as well for your reference.


https://www.intel.com/content/www/us/en/docs/programmable/683374/17-1/i-o-order-01842.html


Thank you

Kshitij Goel


0 Kudos
Kshitij_Intel
Employee
537 Views

Hi,


As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you

Kshitij Goel


0 Kudos
Reply