FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

FIR II IP with decimation and 2 coefficient banks unexpected result

diddi1057
New Contributor I
211 Views

Hi,
I have an issue with simulating the FIR II IP:

With one coefficient bank selected, everything works fine and simulation results are as expected!
But when selecting 2 banks , simulation results are not as expected.
FIR IP parameter:
Filter type: Decimation
Decimation Factor: 16
Channels:4
Clock Rate:160
Sample Rate: 80
Banks: 2
Symmetry:Symmetrical
Taps:20
Refer to attached very simple project.
I guess there is an issue when filter type is decimation and number of banks > 1?

Quartus Version: 18.1.0 Build 625 , Patches Installed 0.06 std

Modelsim:This release uses the following licensing versions:
FlexNet v11.13.1.2 (server) and v11.13.0.2 (client);
Mentor Graphics Licensing MSL v2015_1_patch2 with
MGLS v9.13-5.4 and PCLS v9.13-5.2


Thanks for response in advance!

 

0 Kudos
1 Solution
CheePin_C_Intel
Employee
193 Views

Hi,


As I understand it, you are observing a problem where the FIR Modelsim simulation output result seems to be unexpected. To ensure we are on the same page, just would like to check with you on the following:


1. What is the device that you are using?


2. Would you mind to further elaborate on the "unexpected" results? Probably some screenshots and elaboration on your expected vs unexpected result would be helpful to further understand your observation. 


Please let me know if there is any concern. Thank you.


View solution in original post

4 Replies
CheePin_C_Intel
Employee
194 Views

Hi,


As I understand it, you are observing a problem where the FIR Modelsim simulation output result seems to be unexpected. To ensure we are on the same page, just would like to check with you on the following:


1. What is the device that you are using?


2. Would you mind to further elaborate on the "unexpected" results? Probably some screenshots and elaboration on your expected vs unexpected result would be helpful to further understand your observation. 


Please let me know if there is any concern. Thank you.


diddi1057
New Contributor I
190 Views

Hi,

Problem solved. I swapped the bank signals in my code, now its working perfect ...

Sorry I did not close this request.

Best regards

diddi1057

 

CheePin_C_Intel
Employee
171 Views

Hi,


Thanks for your update. Glad to hear that you have resolved the problem.


CheePin_C_Intel
Employee
171 Views

This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Reply