FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

FIR II core IP of quartus prime pro can generate a valid instance

lee_h_q
Beginner
607 Views

the same parameter did not report the following error info when I use quartus prime 18.1 and quartus prime pro19.4, but when I use quartus prime pro 22.1 ,the output bit width is <0 , who can help me?

fir ii.jpg

0 Kudos
3 Replies
AR_A_Intel
Employee
572 Views

Hello

 

Welcome to Intel forum. Can you provide the error.log file for checking?


0 Kudos
ZH_Intel
Employee
553 Views

Hi lee_h_q,


Can you provide the error.log file?


Thank you.


Best Regards,

ZulsyafiqH_Intel



0 Kudos
ZH_Intel
Employee
534 Views

Hi lee_h_q,


We do not receive any response from you to the previous reply that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.


Thank you.


Best Regards,

ZulsyafiqH_Intel


0 Kudos
Reply