FIR serial multichannel timing diagrams

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

FIR serial multichannel timing diagrams

1,010 Views

Hello,

I am trying to implement Fully serial (15 bit input) 2 channel FIR filter with FIR compiler. I miss understandable desription of timing diagrams for this case. Espiecially how do I control sink_sop and sink_eop signals. Should I keep sink_sop=1 and sink_eop=0 for 16 cycles and then sink_sop=0 and sink_eop=1 for another 16 cycles to feed the input of the second channel?

I have attached simulation diagrams I get in ths case. The behaviour of source_eop is not clear for me. Can anyone providde me with the FIR serial multichannel timing diagrams, please?

Thanks for help.

158 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.