FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5914 Discussions

Generate the VHDL/verilog from a simulink model consists with AlteraDSP blocks

Altera_Forum
Honored Contributor II
750 Views

Hi, 

 

Pls let me know how can I generate VHDL/verilog files from simulink model that consists of AlteraDSP components. 

 

Thanks
0 Kudos
0 Replies
Reply