FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

Help!!!IIR Filter design problem

Altera_Forum
Honored Contributor II
‎03-04-2010 03:27 PM
991 Views

Problem explanation: 

Here I am trying to use 2 fir filter to get an iir filter, however, in the feedback loop fir,I got 10 latency, is anyone can help me to reduce the latency and also tell me which latency it is, system clockrate delay or sample rate delay? 

and I also have no idea about how to use the system clock in the simulink environment. Everytime if I set my clockrate different from my samplerate, the simulation cant be done. 

 

Also, if I made a design like this by using the primitive block, the system always ask me to add 5 extra delays... 

 

Is there anyone can help? many thanks first!
IIR_problem.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-23-2010 10:22 PM
238 Views

You should revisit the maths I think ... and think seriously about the relationship between processing clocks and sample rate clocks. In my opinion it would be better for you to actually implement the iir directly - it is three simple equations to represent a biquadratic.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.