FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6360 Discussions

How can i Initialize ddr data through EMIF ip

kokodo
Beginner
755 Views

Hi,

 

Please take a look at this:

https://www.intel.com/content/www/us/en/docs/programmable/683216/23-1-2-7-0/about-the-external-memory-interfaces.html  

 

After I reset ddr through the emif ip, the data I read was random.

 

I know I can write 0 through the Avalon Memory-Mapped Interface to Initialize ddr, but it's too slow.

 

How can I initialize ddr data to 0 quickly.

 

Thanks,

 

kokodo

Labels (1)
0 Kudos
3 Replies
AdzimZM_Intel
Employee
724 Views

Hi Kokodo,


Every time the reset is triggered, the EMIF IP will perform the calibration process.

After the calibration process has finished, the user can access the controller.


So far the user can only interact with DDR by performing write and read transaction through EMIF IP.

I don't think we can initialize the data through EMIF IP. It's need to write through Avalon Memory Mapped Interface.


Regards,

Adzim


0 Kudos
AdzimZM_Intel
Employee
665 Views

Hi Kokodo,


Is there any further question in this thread?


0 Kudos
AdzimZM_Intel
Employee
635 Views

As we do not receive any response from you on the previous reply that we have provided, I now transition this thread to community support. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply