FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

How to enable lane reversal in Arria 10 PCIe interface

MDavi51
Beginner
438 Views

Hi all,

according to appendix B of the Arria 10 PCIe User Guide

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug-01145_avmm-1...

it is possible to reverse the order of the PCIe lanes. This would be very useful for the routing, but I can't find how to enable it.

 

Have I missed the buttor, does it work automatically or does this feature not exist?

 

I am in the layout now and would not want to have to do the layout twice if this feature does not work properly...

Yours,

Marc.

 

0 Kudos
1 Solution
BoonT_Intel
Moderator
213 Views

Hi Sir,

Lane reversal is supported and is done automatically during link training.

 

Just to share more on PCIe. Even a device does not support lane reversal. The upstream device (eg. RP) will do the lane reversal when it detect the end point unable to make lane reversal.

 

 

View solution in original post

1 Reply
BoonT_Intel
Moderator
214 Views

Hi Sir,

Lane reversal is supported and is done automatically during link training.

 

Just to share more on PCIe. Even a device does not support lane reversal. The upstream device (eg. RP) will do the lane reversal when it detect the end point unable to make lane reversal.

 

 

Reply