FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

How to enable the reflck divider

Altera_Forum
Honored Contributor II
‎10-21-2008 11:22 AM
1,121 Views

Hi, 

 

I'm using the ALT2GXB block in XAUI mode and I want to the enable the refclk divider (using an Arria GX). The megawizard doesn't allow this. 

 

The other question is that if I want drive the GXB through the use of a clock other then refclk, how do this through the constraints? 

 

Regards 

 

MT
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.