FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

How to get an output of viterbi decoding IP?

Altera_Forum
Honored Contributor II
‎10-06-2009 07:13 PM
1,121 Views

Hi all 

 

I am using viterbi decoding to establish an OFDM system, while I can not get the output 

 

I'm using parallel implementation with continuous optimization  

traceback= 42 soft bits = 1 N = 2 L = 7 GA = 133 GB = 171 

 

The output signal "source_val" "decbit" still force low, while I can get the result if I choose the block optimization with all other things same. 

 

Please help me why it doesn't work~~ 

 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-30-2013 02:29 PM
460 Views

Did anybody solve this problem?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.