How to set MAX10 PLL in Source Synchronous Mode

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

How to set MAX10 PLL in Source Synchronous Mode

931 Views

Hi,

I'm trying to use MAX10 PLL to implement source synchronous, but looks like it's a little different with other device I used to use which there is no feedback clock need to connect, instead, only need to do some constrain settings. So, I'm wondering that whether I set it correctly? And how this PLL works without connecting feedback clock when source synchronous?

Thanks,

Rui

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.