FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5953 Discussions

How to set MAX10 PLL in Source Synchronous Mode

Altera_Forum
Honored Contributor II
850 Views

Hi, 

 

I'm trying to use MAX10 PLL to implement source synchronous, but looks like it's a little different with other device I used to use which there is no feedback clock need to connect, instead, only need to do some constrain settings. So, I'm wondering that whether I set it correctly? And how this PLL works without connecting feedback clock when source synchronous? 

 

Thanks, 

Rui
0 Kudos
0 Replies
Reply