FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

How to simulate DDR3 in frame buffering

Altera_Forum
Honored Contributor II
798 Views

Hallo, I am new on the forum, and I have just one mounth using QUARTUS 2 10.1 and SOPC builder. 

I am working on a frame buffering, I used an example in altera wiki to realize my blocs, and now I have to simulate in order to see if I have my R,G,B at the Video_generator output. 

I am using a ddr3 and I don't know how an where put data in put in the DDR3 to simulate with modelsim. 

Please if someone can help me :)
0 Kudos
0 Replies
Reply