FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

How to use the SDC file provided by the Megawizard plugin manager in my project

Altera_Forum
Honored Contributor II
‎05-19-2010 03:37 PM
1,174 Views

Hi, 

I am new to Altera and first time using the Quartus tools for my project. 

I am using triple speed RGMII ethernet MAC generated using Megawizard plugin manager 

I instantiated the MAC some level down the project hierarchy. The Megawizard also provided a .sdc file which I included in my quartus project. 

 

But when I perform timing analysis using the timequest timing analyzer, it shows warnings as mentioned below. 

 

Warning: Ignored assignment: create_clock -name {altera_tse_ff_tx_clk_} -period 10.000 -waveform { 0.000 5.000 } [get_ports {ff_tx_clk}] 

 

I understood from the above warning that the port name referred is the port name declared in that MAC module. But I have connected it to my clock source.  

 

The question here is how to use the provided SDC file to constrain the instantiated core. 

 

Thanks in advance, 

Santhosh.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.