IP generated by Intel HLS Compiler is Missing Module IP in Platform Designer (Qsys)

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

IP generated by Intel HLS Compiler is Missing Module IP in Platform Designer (Qsys)

1,000 Views

Hi,

Sorry for my poor English!!!:oops:

Intel HLS Compiler (i++) can generate IP component for Platform Designer.

I can make IP component by i++.

I make my project in Quartus Prime and open Platform Designer.

Next I select "IP Catalog / Generic Component" to use i++ components.

I select "xxx.ip" file generated by i++.

But IP generated is Missing IP.

And display

"Error: xxx.xxxx_internal_inst: Component xxxx_internal 1.0 not found or could not be instantiated" :mad:

in Parameters Parametarization Message.

why ?:(

thanks to read.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.