Intel Agilex 7 FPGA R-Tile Multi-Channel DMA IP for PCIe Design Example fail in hardware testing

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Intel Agilex 7 FPGA R-Tile Multi-Channel DMA IP for PCIe Design Example fail in hardware testing

1,328 Views

This is an issue sharing, related to Agilex 7 FPGA R-tile MCDMA PCIe IP design example:

After programming the Multi-Channel DMA Intel® FPGA IP for PCI Express Design Example targeting the Intel® Agilex 7 FPGA R-Tile devices A0 or B0 die revision, the PIO tests will fail, and the DMA tests report queue reset failures.
DK-DEV-AGI027RES : AGIB027R29A1E2VR0 = A0 die revision.
DK-DEV-AGI027R1BES : AGIB027R29A1E2VR3 = B0 die revision.

Solution:

A patch is available to fix this problem in the Intel® Quartus® Prime Pro Edition Software version 22.4

Regenerate and recompile the test design after installing the patch.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.